Z-80 ASSEMBLER DISK BLOCK ORGANIZATION

BLK NUM (Relative to Abase)	BLK NUM (currently)	DESCRIPTION
0	12	Register definitions
1	13	Special functions (including logical AND, OR)
2	14	8080 OP Codes
3	15	8080 OP Codes
4	16	Z-80 OP Codes ALA Rust
5	17	Z-80 OP Codes ALA TDL
6	18	Z-80 OP Codes ALA TDL
7	19	Z-80 OP Codes ALA TDL
8	20	Z-80 OP Codes ALA Rust
> 9	21	Load List (Load this to get assembler)
	23	Test instructions set TESTO
	24	See Also TDL listings TEST1
	25	TEST2
	26 .	TEST3

```
\langle 8 \text{ bit reg} \rangle = A, B, C, D, E, H, L, M
        (M is memory address pointed to by HL)
<from reg 8> =
                    8 bit reg
 \langle \text{to reg 8} \rangle = 8 \text{ bit reg}
<16 bit registers> = BC, DE, HL, SP, X, Y
       referred to as:
                             B, D, H, SP, X, Y
/prog status word>
                          = PSW
 (index reg) = X, Y
(disp)
               = 8 bit value - displacement
               = 16 bit value
(nn)
               = 8 bit value
 \langle n \rangle

⟨B or D⟩ = reg pair BC or DE
\langle B, D, H, SP \rangle = \text{reg pair BC, DE, HL, or SP}
(B, D, H, PSW) = reg pair BC, DE, HL, or program status word
\langle B, D, SP, X \rangle = \text{reg pair DC}, DE, SP, or X
\langle B, D, SP, Y \rangle = \text{reg pair BC, DE, SP, or } Y
(bit num)
               = a bit position in an 8 bit byte, where the bits are
                  numbered from right to left 0 to 7
```

OP CODE FORMATS FOR TERSE ASSEMBLY

•	TERSE				<u> </u>	TDL .	1
<pre> /from reg 8 /disp /8 bit reg /n /n /nn /nn) /B or D /B or D </pre>	<pre> ⟨to reg 8⟩ ⟨index reg⟩ ⟨disp⟩ ⟨8 bit reg⟩ ⟨disp⟩</pre>	MOV, <8 bit <index <index< td=""><td>reg〉</td><td>STX, MVI,</td><td>MOV MOV MVI MVI LDA STA LDAX STAX LDAI LDAR STAI</td><td>r,r r,d (ii) d (ii),r r,n d (ii),r nn nn ZZ ZZ</td><td></td></index<></index 	reg〉	STX, MVI,	MOV MOV MVI MVI LDA STA LDAX STAX LDAI LDAR STAI	r,r r,d (ii) d (ii),r r,n d (ii),r nn nn ZZ ZZ	

	TERSE		<u>I</u>	DL	
\(nn \) \(\lambda nn \)	TERSE (B,D,H,SP) (index reg)	LXI, LXIX, LBCD, LDED, LHLD, LIXD, LIYD, SPD, SBCD, SDED, SHLD,	LXI LXI LBCD LDED LHLD LIXD LIYD LSPD SBCD SDED SHLD	rr,nn ii,nn nn nn nn nn nn nn nn nn nn	
\(\lambda nn\rangle \) \(\lambda nn\rangle \) \(\lambda nn\rangle \)		SIXD, SSPD, SIYD,	SIXD SSPD SIYD	nn nn nn	

POP

POPX,

ii

TDL

XCHG,	XCHG
EXAF,	EXAF
EXX,	EXX
XTHL,	XTHL
XT1X	XTIX
XTIY,	XTIY
LDI,	LDI
LDIR,	LDIR
LDD,	LDD
LDDR,	LDDR
CCI,	CCI
CCIR,	CCIR
CCD,	CCD
CCDR,	CCDR

	TERSE				<u>TI</u>	DL
∕disp>	<pre> ⟨8 bit reg⟩ ⟨n⟩</pre>	Z index	reg〉	ADD, ADDX, ADI,	ADD ADD ADI	r d (ii) n
⟨disp⟩	<pre> ⟨8 bit reg⟩ ⟨n⟩</pre>	⟨index	reg	ADC, ADCX, ACI,	ADC ADC ACI	r d (ii) n
⟨disp⟩	<pre>⟨8 bit reg⟩</pre>	⟨index	reg 〉	SUB, SUBX, SUI,	SUB SUB SUI	r d (ii) n
⟨disp⟩	<pre> ⟨8 bit reg⟩ ⟨n⟩</pre>	L index	reg〉	SBB, SBBX, SBI,	SBB SBB SBI	r d (ii) n
⟨disp⟩	<pre> ⟨8 bit reg⟩ ⟨n⟩</pre>	\(\frac{1}{2}\)index	re g >	ANA, ANAX, ANI,	ANA ANA ANI	r d (ii) n
⟨disp⟩	<pre> ⟨8 bit reg⟩ ⟨n⟩ </pre>	<u></u> Lindex	reg〉	ORA, ORAX, ORI,	ORA ORA ORI	r d (ii) n
⟨disp⟩.	<pre> ⟨8 bit reg⟩ ⟨n⟩</pre>	<u>L</u> index	reg〉	XRA, XRAX, XRI,	XRA XRA XRI	r d (ii) n
.(disp>	∠8 bit reg⟩ ∠n⟩	<u>Zindex</u>	reg>	CMP, CMPX, CPI,	CMP CMP CPI	r d (ii) n

	TERSE			TDL
	∕8 bit reg>	INR,	INR	r d (ii)
<disp></disp>	<pre> ⟨8 bit reg⟩ ⟨index reg⟩</pre>	INRX,	INR	d (ii)
	∠8 bit reg>	DCR,	DCR	r d (ii)
(disp)	<pre></pre>	DCRX,	DCR	d (ii)

•

7	\sim 1
- 1	111
- 1	ν_{L}

DAA,	DAA
CMA,	CMA
NEG,	NEG
CMC,	CMC
STC,	STC
NOP,	NOP
HLT,	HLŢ
DĪ,	DÍ
EĪ,	EI
IMO,	IMO -
1M1,	IM1
IM2,	1M2
	1

.

TERSE		- -	<u>rdl</u>	
<b,d,h,sp></b,d,h,sp>	DAD,	DAD	rr	
⟨B,D,H,SP⟩	DADC,	DADC	rr	
(B,D,H,SP)	DSBC	DSBC	rr	
⟨B,D,X,SP⟩	DADX,	DADX	tt	
⟨B,D,Y,SP⟩	DADY,	DADY	uu	
⟨B,D,H,SP⟩	INX,	INX	rr	
⟨index reg⟩	INXX,	INX	ii	
⟨B,D,H,SP⟩	DCX,	DCX	rr	
(index reg)	DCXX,	DCX	ii	
•				

TDL

RLC,	RLC
RAL,	RAL
RRC,	RRC
RAR,	RAR

	TERSE			-	TDL_	
⟨bit num⟩ ⟨bit num⟩	⟨8 bit reg⟩ ⟨disp⟩	⟨index reg⟩	BIT, BITX,	BIT BIT	b,r b,d (ii)	
⟨bit num⟩ ⟨bit num⟩	⟨8 bit reg⟩ ⟨disp⟩		SET, SETX,	SET SET	b,r b,d (ii)	
⟨bit num⟩ ⟨bit num⟩	⟨8 bit reg⟩ ⟨disp⟩	⟨index reg⟩	RESX,	RES RES	b,r b,d (ii)	

•	T	DI

•		ł		
⟨nn⟩	CALL,	CALL	nn	
<nn></nn>	CZ,	CZ	nn	
(nn)	CNZ,	CNZ	nn	
<nn></nn>	CC,	СС	nn	
<nn></nn>	CNC,	CNC	nn	
⟨nn⟩	CPO,	CP0	nn	
<nn></nn>	CPE,	CPE	nn	
⟨nn⟩	CP,	СР	nn	
⟨nn⟩	CM,	CM	nn	
	RET,	RET		
	RZ,	RZ		
	RNZ,	RNZ		
	RC,	RC		
	RNC,	RNC		
	RPO,	RP0		
	RPE,	RPE		
	RP,	RP		
	RM,	RM		
	RETI,	RETI		
	RETN,	RETN		
<n></n>	RST,	RST	n	
•		•		

TERSE		TDL		
(n)	IN,	IN	n	
⟨8 bit reg⟩	INP,	INP	r	
	INI,	INI		
	INIR,	INIR		
	IND,	IND		
•	INDR,	INDR		
⟨ n ⟩	OUT,	OUT	n	
⟨n⟩ ⟨8 bit reg⟩	OUTP,	OUTP	r	
	OUTI,	OUTI		
	OUTIR,	OUTIR		
	OUTD,	OUTD		
	OUTDR,	OUTDR		
	l			